Follow
( Publications: 21 | Followers: 0 )

ECE 425 - VLSI Circuit Design

Delays in Behavioral Verilog - Interassignment Delay Key idea: unlike blocking delay, RHS is evaluated before delay With blocking assignments: a = #5 b + c;

Publish on Category: All 4

0

Embed

Share

Upload

ECE 425 - VLSI Circuit Design