Follow
( Publications: 37 | Followers: 0 )

Xilinx Template (light) rev

SR configured as asynchronous, SRVAL=1. Using an un-synchronized asynchronous reset can cause your system to fail to come out of reset properly.

Publish on Category: All 2

0

Embed

Share

Upload

Xilinx Template (light) rev